

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. | |
|------------------------|----------------|----------------------|---------------------|------------------|--|
| 10/651,597 | 08/29/2003 | Yang Ping Lim | 10021207-1 | 8909 | |
| 68551 RatnerPrestia | 7590 07/05/200 | | EXAM | EXAMINER | |
| P.O. BOX 980 | | | LAM, HUNG H | | |
| VALLEY FORGE, PA 19482 | | | ART UNIT | PAPER NUMBER | |
| | | • | 2622 | | |
| · . | | | | | |
| | | | MAIL DATE | DELIVERY MODE | |
| | | | 07/05/2007 | PAPER | |

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

| | Application No. | Applicant(s) | | | | |
|--|--|-----------------|--|--|--|--|
| . Office Action Summany | 10/651,597 | LIM ET AL. | | | | |
| Office Action Summary | Examiner | Art Unit | | | | |
| | Hung H. Lam | 2622 | | | | |
| The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply | | | | | | |
| A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). | | | | | | |
| Status | | | | | | |
| 1)⊠ Responsive to communication(s) filed on 08/29 | /03. | | | | | |
| | action is non-final. | | | | | |
| <i>'</i> | i | | | | | |
| closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213. | | | | | | |
| Disposition of Claims | | | | | | |
| 4)⊠ Claim(s) <u>1-18</u> is/are pending in the application. | | | | | | |
| 4a) Of the above claim(s) is/are withdraw | 4a) Of the above claim(s) is/are withdrawn from consideration. | | | | | |
| 5) Claim(s) is/are allowed. | , | | | | | |
| 6)⊠ Claim(s) <u>1-18</u> is/are rejected. | | | | | | |
| 7) Claim(s) is/are objected to. | | | | | | |
| 8) Claim(s) are subject to restriction and/or | election requirement. | | | | | |
| Application Papers | | | | | | |
| 9) The specification is objected to by the Examiner | ·. | | | | | |
| 10)⊠ The drawing(s) filed on 29 August 2003 is/are: a)⊠ accepted or b) objected to by the Examiner. | | | | | | |
| Applicant may not request that any objection to the | drawing(s) be held in abeyance. See | 37 CFR 1.85(a). | | | | |
| Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). | | | | | | |
| 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152. | | | | | | |
| Priority under 35 U.S.C. § 119 | | | | | | |
| 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All ∶ b) Some * c) None of: | | | | | | |
| 1. Certified copies of the priority documents have been received. | | | | | | |
| 2. Certified copies of the priority documents | | | | | | |
| 3. Copies of the certified copies of the priority documents have been received in this National Stage | | | | | | |
| application from the International Bureau (PCT Rule 17.2(a)). | | | | | | |
| * See the attached detailed Office action for a list of the certified copies not received. | | | | | | |
| | | | | | | |
| • | | | | | | |
| Attachment(s) | _ | | | | | |
| 1) Notice of References Cited (PTO-892) | 4) 🔲 Interview Summary Paper No(s)/Mail Da | | | | | |
| 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO/SB/08) | 5) Notice of Informal P | | | | | |
| Paper No(s)/Mail Date 6) Other: | | | | | | |

Application/Control Number: 10/651,597

Art Unit: 2622

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 1-2, 4-18 are rejected under 35 U.S.C. 102(b) as being anticipated by Gowda (US-6,115,066).

With regarding claim 1, Gowda discloses an imaging system comprising:

an array of pixel sensors (Fig. 3; pixel 30);

a first bank of sample-and-hold circuits connected to the pixel sensors (Fig. 4; node 25 and source follower 23; Col. 5, Ln. 1-7);

a second bank of sample-and-hold circuits connected to the pixel sensors (Fig. 4; node 25 and source follower 23; Col. 5, Ln. 1-7);

a first analog-to-digital converter (Figs. 3-4; A/D 40i-n);

a second analog-to-digital converter (Figs. 3-4; A/D 40i-n); and

a selection circuit (Fig. 4; RSLi and VR) operable to select and connect a sample-and-hold circuit from the first bank to the first analog-to-digital converter and

simultaneously select and connect a sample-and-hold circuit from the second bank to the second analog-to-digital converter (Col. 4, Ln. 45-Col. 5, Ln. 7).

With regarding claim 2, Gowda discloses the imaging system wherein the array includes a plurality of columns of the pixel sensors, and columns of pixel sensors are connected to respective sample-and-hold circuits in the first bank and to respective sample-and-hold circuits in the second bank (see Figs. 3-4; Col. 2, Ln. 63-Col.3, Ln. 15).

With regarding claim 4, Gowda discloses the system further comprising a control circuit that activates the first bank to sample reset voltages in a first selected set of pixel sensors and activates the second bank to sample integrated voltages in a second selected set of pixel sensors (abstract; Col. 5, Ln. 45-Col. 6, Ln. 53; Col. 7, Ln. 22-Col. 8, Ln. 5).

With regarding claim 5, Gowda discloses the system wherein the first selected set of pixel sensors consists of the pixel sensors that are in a row of the array that has just be reset (abstract; Col. 5, Ln. 45-Col. 6, Ln. 53; Col. 7, Ln. 22-Col. 8, Ln. 5).

With regarding claim 6, Gowda discloses the system wherein the first selected set of pixel sensors consists of the pixel sensors that are in a row of the array for which an exposure time has lapsed since a last reset of the row (Col. 5, Ln. 1-Col. 6, Ln. 53).

With regarding claim 7, Gowda discloses the system wherein: the selection circuit is operable in a digital correlated double sampling mode (abstract), wherein the selection circuit connects a selected sample-and-hold circuit from the first bank to the first analog-to-digital converter and simultaneously connects a selected sample-and-hold circuit from the second bank to the second analog-to-digital converter (Col. 4, Ln. 45-Col. 5, Ln. 8); and the selection circuit is operable in an analog correlated double sampling mode (abstract), wherein the selection circuit simultaneously connects the selected sample-and-hold circuit from the first bank and the selected sample-and-hold circuit from the second bank to one of the first analog-to-digital converter and the second analog-to-digital converter (Col. 4, Ln. 45-Col. 5, Ln. 8).

With regarding claim 8, Gowda discloses an imaging method comprising:

- (a) resetting selected pixel sensors in an image sensor (abstract; Fig. 4; see RESET);
 - (b) sampling reset voltages of the selected pixel sensors (Col. 4, Ln. 45-67);
- (c) converting the reset voltages to digital reset values using a first channel (Col. 5, Ln. 1-7);
- (d) sampling integrated voltage of the selected pixel sensors after lapse of an exposure time (Col. 4, Ln. 45-67);
- (e) converting the integrated voltages to digital integrated values using a second channel (Fig. 3; see the plurality of A/D converter);

(f) changing which pixel sensors in the image sensor are the selected pixel sensors (Col. 4, Ln. 45-67); and

(g) repeating steps (a) to (f), wherein converting the integrated voltages overlaps with converting the reset voltage (Col. 4, Ln. 45-Col. 6, Ln. 36).

With regarding **claim 9**, Gowda discloses the method wherein converting the integrated voltages for pixel sensors overlaps with converting the reset voltage for other pixel sensors (Col. 4, Ln. 45-Col. 5, Ln. 7; it is inherent that the converting integrated voltage is overlapped with the converting reset voltage).

With regarding **claim 10**, Gowda discloses the method wherein converting the integrated voltages for pixel sensors that are capturing a first frame of a moving image overlaps with converting the reset voltage for other pixel sensors that are capturing a second frame of the moving image (Col. 4, Ln. 45-Col. 5, Ln. 7: it is inherent that the converting integrated voltage of the first frame is overlapped with the converting reset voltage of the second frame or second sampling interval).

With regarding **claim 11**, Gowda discloses the method wherein repetitions of step (c) provide a continuous stream of the digital reset values including digital reset values for the first frame and the second frame (Col. 4, Ln. 45-67).

With regarding **claim 12**, Gowda discloses the method wherein repetitions of step (e) provide a continuous stream of the digital integrated values including digital integrated values for the first frame and the second frame (abstract; Col. 3, Ln. 10-30; Col. 4, Ln. 45-Col. 6, Ln. 58).

With regarding **claim 13**, Gowda discloses the method wherein repetitions of step (c) are separated by a time Tout, and each repetition of step (e) follows a corresponding repetition of step (c) by a time Texp (Fig. 6; see t8+ 36i+1).

With regarding claim 14, Gowda discloses the method wherein the time Tout is about equal to a required time for output digital values corresponding to a row of the pixel sensors (Fig. 8; see t8 which is the ending time of row select signal).

With regarding **claim 15**, Gowda discloses the method wherein the time Texp is about equal to an exposure time for an image (Fig. 8; t0-t9 is broadly interpreted as Texp).

With regarding **claim 16**, Gowda discloses the method wherein the first channel comprises a first analog-to-digital converter, and the second channel comprises a second analog-to-digital converter (Fig. 3; see the plurality of A/D converter 40i-n).

With regarding **claim 17**, Gowda discloses the method wherein repetitions of step (c) provide a continuous stream of the digital reset values (abstract; Col. 3, Ln. 15-30; Col. 4, Ln. 50-Col. 5, Ln. 7).

With regarding **claim 18**, Gowda discloses the method wherein repetitions of step (e) provide a continuous stream of the digital integrated values (abstract; Col. 3, Ln. 15-30; Col. 4, Ln. 50-Col. 5, Ln. 7).

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claim 3 is rejected under 35 U.S.C. 103(a) as being unpatentable over Gowda.

With regarding claim 3, Gowda discloses the system further comprising:

a buffer (Fig. 3; memory register 42i-n) coupled to receive a digital output signal from the first analog-to-digital converter (Fig. 3; A/D 40i-n); and

an adder coupled to determine a difference between a digital output signal from

the buffer and a digital output signal from the second analog-to-digital converter (abstract; Col. 3, Ln. 16-26; Col. 6, Ln. 5-41; an adder is inherently included in order to compare the differences between first and second codes).

However, Gowda fails to explicitly disclose the buffer/ memory register is a FIFO form.

Official Notice is taken that it is well known and expected in the art to implement a FIFO form into a buffer or memory register for reducing memory size. Therefore, it would have been obvious to one of ordinary skill in the art to modify the device of Gowda and Nakamura to include a FIFO buffer or register. The modifications thus reduce memory size and cost.

Conclusion

- 5. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
 - a) Shiohara (US-7,123,302) discloses an on chip camera having a first signal latch section coupled to A/D conversion section and the second signal latch section, respectively.
 - b) Nakamura (US-2002/0,190,229) discloses a camera having a comparator and adder for comparing digital data from an A/D and RAM.

Application/Control Number: 10/651,597 Page 9

Art Unit: 2622

c) Boemler (US-6,965,407) discloses an image sensor comprising A/D and CDS

per column.

6. Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Hung H. Lam whose telephone number is 571-272-

7367. The examiner can normally be reached on Monday - Friday 8AM - 5PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, SRIVASTAVA VIVEK can be reached on 571-272-7304. The fax phone

number for the organization where this application or proceeding is assigned is 571-

273-8300.

Information regarding the status of an application may be obtained from the

Patent Application Information Retrieval (PAIR) system. Status information for

published applications may be obtained from either Private PAIR or Public PAIR.

Status information for unpublished applications is available through Private PAIR only.

For more information about the PAIR system, see http://pair-direct.uspto.gov. Should

you have questions on access to the Private PAIR system, contact the Electronic

Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a

USPTO Customer Service Representative or access to the automated information

system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

HL 06/22/07 JAMES M. HANNETT AKTUNIT 2622 8/25/07

125/01